MIET and YADRO presented the Hackee microcontroller with RISC-V
A training prototype of a microcontroller based on the SCR1 core was developed by master's students of the joint educational program by MIET and YADRO under the leadership of the team of the MIET Research laboratory of energy-efficient systems on a chip and YADRO specialists. The prototype was produced at the Mikron factory using 180 nm technology with the MPW service system (Multi-Project Wafer) developed at MIET.
The microcontroller is designed for use in embedded systems, wearable electronics and IoT and has the following characteristics:
-
RISC-V architecture (SCR1 open core);
-
The clock frequency is 85 MHz;
-
128 Kbyte RAM;
-
Interfaces UART, SPI, I2C, CAN, JTAG;
-
Timers.
The Hackee microcontroller was presented at the RISC-V Alliance stand. It is an example of effective cooperation, which will continue in the future.